

FIG. 1

FIG. 2 is a block diagram of a system 130. The system 130 includes a host 132, an antenna 134, and a device 136. The device 136 includes an IC 141, an IC 139, an FPGA 143, an IC 140, and an FPGA 142.




FIG. 2




FIG. 3




FIG. 4




FIG. 5A




FIG. 5B

FIG. 6 is a block diagram of a system 300 including a wireless FPGA (master) 302, a first FPGA (slave) 304, and a second FPGA (slave) 306. The system 300 is configured to receive data from a data source (not shown) and output the data to a data destination (not shown). The system 300 includes a bus 308 that connects the three FPGAs. The bus 308 is configured to provide a common clock signal to all three FPGAs. The bus 308 is also configured to provide a common data path between the three FPGAs. The wireless FPGA (master) 302 is configured to receive data from the data source and output the data to the data destination. The first FPGA (slave) 304 is configured to receive data from the wireless FPGA (master) 302 and output the data to the data destination. The second FPGA (slave) 306 is configured to receive data from the first FPGA (slave) 304 and output the data to the data destination.




FIG. 6